丁香婷婷在线观看,懂色av一区二区三区蜜臀,91久久久久国产一区二区,看全色黄大色大片免费久久久,欧美日韩中文一区,波多野吉衣一二三区乱码,成人影院中文字幕

崗位職責(zé):1.Work closely with process RD team to develop DRC/LVS for design readiness.2.Provide customer support to world-wide leading design house.3.Initial more innovation to continue optimize development efficiency.4.Work closely with various departments (Physical design/integration/Device RD/Product/ESD) on their design requirements.5.Work closely with EDA partner for tool qualification and methodology enhance.任職要求:1.Good knowledge of semiconductor FEOL/BEOL process and chip design concepts. Solid understanding of device physics, Layout design is a plus.2.Knowledge of EDA partner (Mentor, Synopsys, Cadence, etc.) tools suite is a plus. Especially Laker / Virtuoso / Calibre.3.Scripting and programming experience using several of the following: Perl, Python, C, C , TCL, Skill.4.Ability to work across teams to drive a solution, problem solver and self-motivated.5.The ideal candidate will have experience in DRC/LVS development.6.MS or above in EE, CS related fields. 職能類別：集成電路IC設(shè)計/應(yīng)用工程師